# илім

# TX25G01 3V 1G-BIT SPI NAND FLASH MEMORY

Datasheet

Sep. 2021

INFORMATION IN THIS DOCUMENT IS INTENDED AS A REFERENCE TO ASSIST OUR CUSTOMERS IN THE SELECTION OF UNIM SEMICONDUCTOR CO., LTD PRODUCT BEST SUITED TO THE CUSTOMER'S APPLICATION; THEY DO NOT CONVEY ANY LICENSE UNDER ANY INTELLECTUAL PROPERTY RIGHTS, OR ANY OTHER RIGHTS, BELONGING TO UNIM SEMICONDUCTOR CO., LTD OR A THIRD PARTY.

WHEN USING THE INFORMATION CONTAINED IN THIS DOCUMENTS, PLEASE BE SURE TO EVALUATE ALL INFORMATION AS A TOTAL SYSTEM BEFORE MAKING A FINAL DECISION ON THE APPLICABILITY OF THE INFORMATION AND PRODUCTS.

PURCHASERS ARE SOLELY RESPONSIBLE FOR THE CHOICE, SELECTION AND USE OF THE UNIM SEMICONDUCTOR CO., LTD PRODUCTS AND SERVICES DESCRIBED HEREIN, AND UNIM SEMICONDUCTOR CO., LTD ASSUMES NO LIABILITY WHATSOEVER RELATING TO THE CHOICE, SELECTION OR USE OF THE UNIM SEMICONDUCTOR CO., LTD PRODUCTS AND SERVICES DESCRIBED HEREIN. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED UNIM SEMICONDUCTOR CO., LTD REPRESENTATIVE, NANJING TEXIN ELECTRONICS CO., LTD PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

FUTURE ROUTINE REVISIONS WILL OCCUR WHEN APPROPRIATE, WITHOUT NOTICE. CONTACT UNIM SEMICONDUCTOR CO., LTD SALES OFFICE TO OBTAIN THE LATEST SPECIFICATIONS AND BEFORE PLACING YOUR PRODUCT ORDER.

PLEASE CONTACT UNIM SEMICONDUCTOR CO., LTD LOCAL SALES OFFICE FOR THE SPECIFICATION REGARDING THE INFORMATION IN THIS DOCUMENT OR UNIM SEMICONDUCTOR CO., LTD PRODUCTS.

# 1. Description

The TX25G01 is a 1G-bit (128M-byte) SPI (Serial Peripheral Interface) NAND Flash memory, with advanced write protection mechanisms. The TX25G01 supports the standard Serial Peripheral Interface (SPI), Dual/Quad I/O option.

# 2. Features

#### • 1G-bit NAND Flash Memory

- Single-level cell (SLC) technology
- Page size : 2112 bytes(2048 + 64 bytes)
- Block size : 64 pages(128K + 4K bytes)
- Device size : 1Gb(1024 blocks)

#### • Serial Interface

- Standard SPI : CLK, CS#, DI, DO, WP#
- Dual SPI : CLK, CS#, DQ0, DQ1, WP#
- Quad SPI : CLK, CS#, DQ0, DQ1, DQ2, DQ3

#### High Performance

- 108MHz for fast read
- Quad I/O data transfer up to 432Mbits/s
- 2112/2048/64/16 wrap read option
- 2K-Byte cache for fast random read

#### Advanced Security Features

- Write protect all/portion of memory via software
- Individual Block array protection
- Lockable 16K-Byte OTP region
- 64-Bit Unique ID for each device

- Program/Erase/Read Speed
  - PAGE PROGRAM time : 400µs typical
  - BLOCK ERASE time : 3ms typical
  - PAGE READ time : 180µs typical
- Single Supply Voltage - VCC : 2.7V~3.6V
- Advanced Features for NAND
  - Internal ECC option, per 520 bytes
  - INTERNAL DATA MOVE by page with ECC
  - Promised golden block0
- Package
  - TDFN8 (8x6mm)
  - All Packages are RoHS Compliant and Halogen-free
- 100,000 Program/Erase Cycles
- Data Retention: 10 years (with ECC)

# 3. Packaging Type and Pin Configurations

TX25G01 is offered in TDFN8 (8x6mm) packages as shown in Figure 1. Package diagram and dimension are illustrated at the end of this datasheet.

#### Figure 1 Pad Assignments, TDFN8 (8x6mm)

#### **Top View** 1:0 CS# 8 VCC DO(DQ<sub>1</sub>) 2 7 HOLD#(DQ<sub>3</sub>) WP#(DQ<sub>2</sub>) 3: 6 CLK 5 DI(DQ<sub>0</sub>) vss 4

# 3.1. Pin Description

Table 1	Pin Description	•
	Fin Description	


PIN NO.	PIN NAME	I/O	FUNCTION
1(C2)	CS#	Ι	Chip Select Input
2(D2)	DO (DQ <sub>1</sub> )	I/O	Data Output (Data Input Output 1) <sup>(1)</sup>
3(C4)	WP# (DQ <sub>2</sub> )	I/O	Write Protect Input (Data Input Output 2) <sup>(2)</sup>
4(B3)	VSS		Ground
5(D3)	DI (DQ <sub>0</sub> )	I/O	Data Input (Data Input Output 0) <sup>(1)</sup>
6(B2)	CLK	Ι	Serial Clock Input
7(D4)	HOLD# (DQ <sub>3</sub> )	I/O	Hold Input (Data Input Output 3) <sup>(2)</sup>
8(B4)	VCC		Power Supply

Notes:

1  $DQ_0$  and  $DQ_1$  are used for Dual SPI instructions.


2  $DQ_0$  -  $DQ_3$  are used for Quad SPI instructions.

#### **Block Diagram** 4.



#### Figure 2 SPI NAND Flash Memory Block Diagram

# 5. Memory Mapping



#### Figure 3 Memory Map

# 6. Array Organization

Each device has	Each block has	Each page has	Unit
128M + 4M	128K + 4K	2K + 64	Bytes
1024 x 64	64	-	Pages
1024	-	-	Blocks

#### Table 2Array Organization

# Cache Register 2048 Data Register 2048 1 page = (2K + 64 bytes) 1 block = 64 pages = (128K + 4K) bytes 1 device = 1024 blocks = 1Gb

#### Figure 4 Array Organization


# 7. Device Operations

# 7.1. Single Data Rate (SDR)

### 7.1.1. Standard SPI

The TX25G01 is accessed through an SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (CS#), Serial Data Input (DI) and Serial Data Output (DO). Standard SPI instructions use the DI input pin to serially write instructions, addresses or data to the device on the rising edge of CLK. The DO output pin is used to read data or status from the device on the falling edge of CLK.

SPI bus operation Mode 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and Mode 3 concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0, the CLK signal is normally low on the falling and rising edges of CS#. For Mode 3, the CLK signal is normally high on the falling and rising edges of CS#.





### 7.1.2. Dual SPI

The TX25G01 supports Dual SPI operation when using the x2 and dual IO instructions. These instructions allow data to be transferred to or from the device at two times the rate of ordinary Serial Flash devices. When using Dual SPI instructions, the DI and DO pins become bidirectional I/O pins:  $DQ_0$  and  $DQ_1$ .

### 7.1.3. Quad SPI

The TX25G01 supports Quad SPI operation when using the x4 and Quad IO instructions. These instructions allow data to be transferred to or from the device four times the rate of ordinary Serial Flash. When using Quad SPI instructions the DI and DO pins become bidirectional DQ<sub>0</sub> and DQ<sub>1</sub> and the WP # and HOLD# pins become DQ<sub>2</sub> and DQ<sub>3</sub> respectively. Quad SPI instructions require the Quad Enable bit (QE) to be set.

#### 7.2. CS#

The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high, the device is deselected and the Serial Data Output (DO, or  $DQ_0$ ,  $DQ_1$ ,  $DQ_2$ ,  $DQ_3$ ) pins are at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal erase, program, read, reset or individual block lock / unlock cycle is in progress. When CS# is brought low, the device will be selected, power consumption will increase to active

levels and instructions can be written to and data read from the device. After power-up, CS# must transition from high to low before a new instruction will be accepted.

# 7.3. CLK

This input signal provides the synchronization reference for the SPI interface. Instructions, addresses, or data input are latched on the rising edge of the CLK signal. Data output changes after the falling edge of CLK.

# 7.4. Serial Input (DI) / DQ0

This input signal is used to transfer data serially into the device. It receives instructions, addresses, and data to be programmed. Values are latched on the rising edge of serial CLK clock signal.

DI becomes DQ0 - an input and output during Dual and Quad commands for receiving instructions, addresses, and data to be programmed (values latched on rising edge of serial CLK clock signal) as well as shifting out data (on the falling edge of CLK).

### 7.5. Serial Output (DO) / DQ1

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of the serial CLK clock signal.

DO becomes DQ1 - an input and output during Dual and Quad commands for receiving addresses, and data to be programmed (values latched on rising edge of serial CLK clock signal) as well as shifting out data (on the falling edge of CLK).

### 7.6. Write Protect (WP#) / DQ2

When WP# is driven Low ( $V_{IL}$ ), during a SET FEATURES command and while the BRWD bit of the Status Register is set to a 1, it is not possible to write to the Status Registers. This prevents any alteration of the Block Protect (BP2, BP1, BP0), INV and CMP bits of the Status Register. As a consequence, all the data bytes in the memory area that are protected by the Block Protect(BP2, BP1, BP0), INV and CMP bits, are also hardware protected against data modification if WP# is Low during a SET FEATURES command.

The WP# function is replaced by DQ2 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the CLK signal) as well as shifting out data (on the falling edge of CLK).

# 7.7. Hold (HOLD#) / DQ3

For Standard SPI and Dual SPI operations, the HOLD# signal allows the TX25G01 operation to be paused while it is actively selected (when CS# is low). The HOLD# function may be useful in cases where the SPI data and clock signals are shared with other devices. For example, consider if the page buffer was only partially written when a priority interrupt requires use of the SPI bus. In this case the HOLD# function can save the state of the instruction and the data in the buffer so programming can resume where it left off once the bus is available again.

To initiate a HOLD# condition, the device must be selected with CS# low. A HOLD# condition will activate on the falling edge of the HOLD# signal if the CLK signal is already low. If the CLK is not already low, the HOLD# condition will activate after the next falling edge of CLK. The HOLD# condition will terminate and next data will shift out on the falling edge of CLK if HOLD# signal is already high. During a HOLD# condition, the Serial Output (DO) is high impedance, and Serial Input (DI) and Serial Clock (CLK) are ignored. The Chip Select (CS#) signal should be kept

active (low) for the full duration of the HOLD# operation to avoid resetting the internal logic state of the device.

The HOLD# function is not available when the Quad mode is enabled (QE =1). The Hold function is replaced by DQ3 for input and output during Quad mode for receiving addresses, and data to be programmed (values are latched on rising edge of the CLK signal) as well as shifting out data (on the falling edge of CLK).




Figure 6 Hold Condition Waveform

# 8. Command Definition

### 8.1. Command Set Tables

#### Table 3 Standard SPI Command Set

INSTRUCTION NAME	BYTE 1	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE N
WRITE ENABLE	06h					
WRITE DISABLE	04h					
GET FEATURES	0Fh	A7-A0	(D7-D0)			
SET FEATURES	1Fh	A7-A0	D7-D0			
PAGE READ	13h	A23-A16	A15-A8	A7-A0		
READ FROM CACHE	03h/0Bh	A15-A8 <sup>(2)</sup>	A7-A0	dummy	(D7-D0)	wrap
READ ID	9Fh	dummy	(MID) <sup>(8)</sup>	(DID) <sup>(8)</sup>		wrap
READ UID	4Bh	dummy	dummy	dummy	dummy	(D7-D0)
PROGRAM LOAD	02h	A15-A8 <sup>(6)</sup>	A7-A0	D7-D0	Next byte	Byte N
PROGRAM LOAD RANDOM DATA <sup>(9)</sup>	84h	A15-A8 <sup>(6)</sup>	A7-A0	D7-D0	Next byte	Byte N
PROGRAM EXECUTE	10h	A23-A16	A15-A8	A7-A0		
BLOCK ERASE	D8h	A23-A16	A15-A8	A7-A0		
RESET	FFh					
INDIVIDUAL BLOCK LOCK	36h	A23-A16	A15-A8	A7-A0	(10)	
INDIVIDUAL BLOCK UNLOCK	39h	A23-A16	A15-A8	A7-A0	(10)	
READ BLOCK LOCK	3Dh	A23-A16	A15-A8	A7-A0	(D7-D0)	(10)
GLOBAL BLOCK LOCK	7Eh					
GLOBAL BLOCK UNLOCK	98h					

Table 4Dual SPI Command Set

INSTRUCTION NAME	BYTE 1	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE N
READ FROM CACHE x 2	3Bh	A15-A8 <sup>(2)</sup>	A7-A0	dummy	(D7-D0)x2	wrap
READ FROM CACHE DUAL IO	BBh	A15-A0 <sup>(3)</sup>	dummy <sup>(4)</sup>	(D7-D0)x2		wrap

Table 5 Quad SPI Command Set

INSTRUCTION NAME	BYTE 1	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE N
READ FROM CACHE x4	6Bh	A15-A8 <sup>(2)</sup>	A7-A0	dummy	(D7-D0)x4	wrap
READ FROM CACHE QUAD	EBh	A15-A0 <sup>(5)</sup>	(D7- D0)x4			wrap
PROGRAM LOAD x4	32h	A15-A8 <sup>(6)</sup>	A7-A0	(D7-D0)x4	Next byte	Byte N
PROGRAM LOAD RANDOM DATA x4 <sup>(9)</sup>	C4h/34h	A15-A8 <sup>(6)</sup>	A7-A0	(D7-D0)x4	Next byte	Byte N
PROGRAM LOAD RANDOM DATA Quad IO <sup>(9)</sup>	72h	A15-A0 <sup>(7)</sup>	(D7- D0)x4	Next byte		Byte N

#### Notes:

1. Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis "()" indicate data output from the device on either 1, 2 or 4 DQ pins.

- 2. The x8 clock = wrap<3:0>, A11-A8
- 3. The x8 clock = wrap<3:0>, A11-A0
- 4. The x8 clock = dummy<7:0>, D7-D0
- 5. The x8 clock = wrap<3:0>, A11-A0, dummy<7:0>, D7-D0
- 6. The x8 clock = dummy<3:0>, A11-A8

#### TX25G01 3V 1G-BIT SPI NAND FLASH MEMORY


- 7. The x8 clock = dummy<3:0>, A11-A0, D7-D0, D7-D0
- 8. MID is Manufacture ID (A1h for TX), DID is Device ID (F1h for current device)
- 9. Only available in INTERNAL DATA MOVE operation
- 10. A<23:22>=00, A<21:12> is RA<15:6>, A<11:0> is dummy bits

### 8.2. WRITE operation

# 8.2.1. WRITE ENABLE (WREN) (06h)

The WRITE ENABLE (WREN) command sets the WEL bit in the status register to 1. The WEL bit must be set prior to following operations that changes the contents of the memory array:

- PAGE PROGRAM
- OTP PROGRAM
- OTP LOCK
- BLOCK ERASE




#### Figure 7 WRITE ENABLE (06h) Timing

# 8.2.2. WRITE DISABLE (WRDI) (04h)

The WRITE DISABLE (WRDI) command resets the WEL bit in the status register to 0. The WEL bit is automatically reset after Power-up and upon completion of the following operations:

- PAGE PROGRAM
- OTP PROGRAM
- OTP LOCK
- BLOCK ERASE



#### Figure 8 WRITE DISABLE (04h) Timing

# 8.3. Feature Operation

# 8.3.1. GET FEATURES (0Fh) and SET FEATURES (1Fh)

The GET FEATURES (0Fh) and SET FEATURES (1Fh) commands are used to alter the device behavior from the default power-on behavior. These commands use a 1-byte feature address to determine which feature is to be read or modified. Features such as OTP and block lock can be enabled or disabled by setting specific bits in feature address A0h and B0h (shown the following table). The status register is mostly read, except WEL, which is writable bit with the WREN (06h) command.

When a feature is set, it remains active until the device is power cycled or the feature is written to. Unless otherwise specified in the following table, once the device is set, it remains set, even if a RESET (FFh) command is issued.

Register Address		Data Bits								
		7	6	5	4	3	2	1	0	
ECC Config	90h	Reserved	Reserved	Reserved	ECC_EN	Reserved	Reserved	Reserved	Reserved	
Block Lock	A0h	BRWD	Reserved	BP2	BP1	BP0	INV	CMP	Reserved	
Feature	B0h	OTP_PRT	OTP_EN	WPS	Reserved	Reserved	Reserved	Reserved	QE	
Status	C0h	Reserved	ECCS2	ECCS1	ECCS0	P_FAIL	E_FAIL	WEL	OIP	

Table 6	Features Settings
---------	-------------------


#### Notes:

1. If BRWD is enabled and WP# is low, then the block lock register (BP2-BP0, INV and CMP) cannot be changed.

2. If QE is enabled, the quad IO operations can be executed.


3. All the reserved bits must be held low when the feature is set.

4. The features in the feature byte (B0h) are all volatile except OTP\_PRT bit.



#### Figure 9 GET FEATURES (0Fh) Timing

#### Figure 10 SET FEATURES (1Fh) Timing



# 8.4. **READ Operation**

#### 8.4.1. PAGE READ

The PAGE READ (13h) command transfers the data from the NAND Flash array to the cache register. The command sequence is follows:

- 13h (PAGE READ TO CACHE)
- 0Fh (GET FEATURES command to read the status)
- 0Bh or 03h (READ FROM CACHE)
- READ FROM CACHE Operation
  - 3Bh (READ FROM CACHE x2)
  - 6Bh (READ FROM CACHE x4)
  - BBh (READ FROM CACHE DUAL IO)
  - EBh (READ FROM CACHE QUAD IO)

The PAGE READ command requires a 24-bit address consisting of 8 dummy bits followed by a 16-bit block/page address. After the block/page addresses are registered, the device starts the transfer from the main array to the cache register, and is busy for  $t_{RD}$  time. During this time, the GET FEATURE (0Fh) command can be issued to monitor the status of the operation (refer to the Status Register section). Following a status of successful completion, the READ FROM CACHE (03h/0Bh/3Bh/6Bh/BBh/EBh) command must be issued in order to read the data out of the cache.


The READ FROM CACHE command requires 4 wrap mode configure bits, followed by a 12-bit column address for the starting byte address. The starting byte address must be in 0 to 2111. After the end of the cache register is reached, the data wraps around the beginning boundary automatically until CS# is pulled high to terminate this operation.

Wrap<3:0>	Wrap Length (byte)	
00xx	2112	
01xx	2048	
10xx	64	
11xx	16	


#### Table 7Wrap Configure Bit Table

# 8.4.1. PAGE READ TO CACHE (13h)






# 8.4.2. READ FROM CACHE (03h/0Bh)



# 8.4.3. READ FROM CACHE x2 (3Bh)




# 8.4.4. READ FROM CACHE x4 (6Bh)

The Quad Enable bit (QE) of feature (B0[0]) must be set to enable the READ FROM CACHE x4 command.

Figure 14 READ FROM CACHE x4 (6Bh) Timing	
CS#	
DQ1 HIGH IMPEDANCE	
DQ2 HIGH IMPEDANCE	
DQ3 HIGH IMPEDANCE	
CS#	
DQ1 HIGH IMPEDANCE (5) 1 5) 1 5) 1 7) 5) 3) 1 3) 2) 1	
PQ2 HIGH IMPEDANCE 6 2 6 2 6 2 6 2 7 5 3 1 3 2 1	
Q3 HIGH IMPEDANCE 7 3 7 3 7 3 7 3 7 5 3 1 3 2 1	
	CS# Mode3 01234567 8910 212223 Mode0 $4 234567$ 8910 $212223$ Mode0 $4 212223$ Command $4 4 2223$ A<11:0> A<11:0> A<11:0> A<11:0> A<11:0> A<11:0> A<11:0> A<11:0> HIGH IMPEDANCE DQ1 $$

### 8.4.5. READ FROM CACHE DUAL IO (BBh)

The READ FROM CACHE DUAL IO command is similar to the READ FROM CACHE x2 command except that wrap bits, 12-bit column address and dummy bits are input through two pins  $DQ_0$ ,  $DQ_1$ .




#### Figure 15 READ FROM CACHE DUAL IO (BBh) Timing

### 8.4.6. READ FROM CACHE QUAD IO (EBh)

The READ FROM CACHE QUAD IO command is similar to the READ FROM CACHE x4 command except that wrap bits, 12-bit column address and dummy bits are input through four pins  $DQ_0$ ,  $DQ_1$ ,  $DQ_2$  and  $DQ_3$ .


The Quad Enable bit (QE) of feature (B0[0]) must be set to enable the READ FROM CACHE QUAD IO command.



#### Figure 16 READ FROM CACHE QUAD IO (EBh) Timing

#### 8.4.7. READ ID (9Fh)

The READ ID command is used to read the 2 bytes of identifier code programmed into the NAND Flash device. The READ ID command reads a 2-byte table (see below) that includes the Manufacturer ID and the device configuration.



#### **READ UID (4Bh)** 8.4.8.

The READ UID instruction accesses a factory-set read-only 64-bit number that is unique to each TX25G01 device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system.




Figure 18 READ UID (4Bh) Timing

# 8.5. **PROGRAM Operation**

The PAGE PROGRAM operation sequence programs 1 byte to 2112 bytes of data within a page. The page program sequence is as follows:

- 02H (PROGRAM LOAD)/32H (PROGRAM LOAD x4)
- 06H (WRITE ENABLE)
- 10H (PROGRAM EXECUTE)
- 0FH (GET FEATURE command to read the status)

The 1<sup>st</sup> step is to issue a PROGRAM LOAD (02H/32H) command. PROGRAM LOAD consists of an 8-bit Op code, followed by 4 dummy bits and a 12-bit column address, then the data bytes to be programmed. The data bytes are loaded into a cache register which is 2112 bytes long. If more than 2112 bytes are loaded, then those additional bytes are ignored by the cache register. The command sequence ends when CS# goes from LOW to HIGH. Figure 19 shows the PROGRAM LOAD operation.


The 2<sup>nd</sup> step, prior to performing the PROGRAM EXECUTE operation, is to issue a WRITE ENABLE (06H) command. As with any command that changes the memory contents, the WRITE ENABLE must be executed in order to set the WEL bit. If this command is not issued, then the rest of the program sequence is ignored.

The  $3^{rd}$  step is to issue a PROGRAM EXECUTE (10h) command to initiate the transfer of data from the cache register to the main array. PROGRAM EXECUTE consists of an 8-bit Op code, followed by a 24-bit address (8 dummy bits and a 16-bit page/block address). After the page/block address is registered, the memory device starts the transfer from the cache register to the main array, and is busy for t<sub>PROG</sub> time. This operation is shown in Figure 21.

During this busy time, the status register can be polled to monitor the status of the operation (refer to the Status Register section). When the operation completes successfully, the next series of data can be loaded with the PROGRAM LOAD command.


**Note:** The number of partial page programming operations (NOP) within the same page must not exceed 4 when internal ECC is enabled, while it can only be 1 when internal ECC is disabled. In addition, pages must be sequentially programmed within a block.

# 8.5.1. PROGRAM LOAD (02h)




# 8.5.2. PROGRAM LOAD x4 (32h)

The PROGRAM LOAD x4 command (32H) is similar to the PROGRAM LOAD command (02H) but with the capability to input the data bytes by four pins: DQ0, DQ1, DQ2, and DQ3. The command sequence is shown below. The Quad Enable bit (QE) of feature (B0[0]) must be set to enable the PROGRAM LOAD x4 command.




#### Figure 20 PROGRAM LOAD x4 (32h) Timing

### 8.5.3. PROGRAM EXECUTE (PE) (10h)




### 8.5.4. PROGRAM LOAD RANDOM DATA (84h)




# 8.5.5. PROGRAM LOAD RANDOM DATA x4 (C4h/34h)

Figure 23 PROGRAM LOAD RANDOM DATA x4 (C4h/34h) Timing



# 8.5.6. PROGRAM LOAD RANDOM DATA Quad IO (72h)

Figure 24 PROGRAM LOAD RANDOM DATA Quad IO (72h) Timing



# 8.5.7. INTERNAL DATA MOVE

The INTERNAL DATA MOVE command sequence programs or replaces data in a page with existing data. The INTERNAL DATA MOVE command sequence is as follows:

- 13H (PAGE READ TO CACHE)
- 84H/C4H/34H/72H (PROGRAM LOAD RANDOM DATA : Optional)
- 06H (WRITE ENABLE)
- 10H (PROGRAM EXECUTE)
- 0FH (GET FEATURE command to read the status)

Prior to performing an INTERNAL DATA MOVE operation, the target page content must be read out into the cache register by issuing a PAGE READ (13H) command. The PROGRAM LOAD RANDOM DATA (84H/C4H/34H/72H) command can be issued, if user wants to update bytes of data in the page. This command consists of an 8-bit Op code, followed by 4 dummy bits and a 12-bit column address. New data is loaded in the 12-bit column address. If the RANDOM DATA is not sequential, another PROGRAM LOAD RANDOM DATA (84H/C4H/34H/72H) command must be issued with the new column address. After the data is loaded, the WRITE ENABLE command must be issued, then a PROGRAM EXECUTE (10H) command can be issued to start the programming operation.


### 8.6. ERASE Operation

### 8.6.1. BLOCK ERASE (D8h)

The BLOCK ERASE (D8h) command is used to erase at the block level. The blocks are organized as 64 pages per block, 2112 bytes per page (2048 + 64 bytes). Each block is 136 Kbytes. The BLOCK ERASE command (D8h) operates on one block at a time. The command sequence for the BLOCK ERASE operation is as follows:

- 06h (WRITE ENBALE command)
- D8h (BLOCK ERASE command)
- 0Fh (GET FEATURES command to read the status register)

Prior to performing the BLOCK ERASE operation, a WRITE ENABLE (06h) command must be issued. As with any command that changes the memory contents, the WRITE ENABLE command must be executed in order to set the WEL bit. If the WRITE ENABLE command is not issued, then the rest of the erase sequence is ignored. A WRITE ENABLE command must be followed by a BLOCK ERASE (D8h) command. This command requires a 24-bit address consisting of 8 dummy bits followed by a 16-bit row address. After the row address is registered, the control logic automatically controls timing and erase-verify operations. The device is busy for  $t_{ERS}$  time during the BLOCK ERASE operation. The GET FEATURES (0Fh) command can be used to monitor the status of the operation (refer to the Status Register section).




#### Figure 25 BLOCK ERASE (D8h) Timing

### 8.7. **RESET** Operation

The RESET (FFh) command stops all operations. For example, in case of a program or erase or read operation, the reset command can make the device enter the wait state.

# 8.7.1. **RESET (FFh)**



### 8.8. Write Protection

The WPS feature (B0[5]) is used to select block protection method.

If WPS=0, the write protection will be determined by the combination of CMP, INV, BP[2:0] bits in the Block Lock Register (A0h).

CMP	INV	BP2	BP1	BP0	Protected Row Address	Protected Rows				
х	х	0	0	0	None	None				
0	0	0	0	1	0FC00h~0FFFFh	Upper 1/64				
0	0	0	1	0	0F800h~0FFFFh	Upper 1/32				
0	0	0	1	1	0F000h~0FFFFh	Upper 1/16				
0	0	1	0	0	0E000h~0FFFFh	Upper 1/8				
0	0	1	0	1	0C000h~0FFFFh	Upper 1/4				
0	0	1	1	0	08000h~0FFFFh	Upper 1/2				
х	х	1	1	1	All (default)	All (default)				
0	1	0	0	1	00000h~003FFh	Lower 1/64				
0	1	0	1	0	00000h~007FFh	Lower 1/32				
0	1	0	1	1	00000h~00FFFh	Lower 1/16				
0	1	1	0	0	00000h~01FFFh	Lower 1/8				
0	1	1	0	1	00000h~03FFFh	Lower 1/4				
0	1	1	1	0	00000h~07FFFh	Lower 1/2				
1	0	0	0	1	00000h~0FBFFh	Lower 63/64				
1	0	0	1	0	00000h~0F7FFh	Lower 31/32				
1	0	0	1	1	00000h~0EFFFh	Lower 15/16				
1	0	1	0	0	00000h~0DFFFh	Lower 7/8				
1	0	1	0	1	00000h~0BFFFh	Lower 3/4				

 Table 8
 Block Lock Register Block Protect Bits (WPS=0)

CMP	INV	BP2	BP1	BP0	Protected Row Address	Protected Rows
1	0	1	1	0	00000h~0003Fh	Block0
1	1	0	0	1	00400h~0FFFFh	Upper 63/64
1	1	0	1	0	00800h~0FFFFh	Upper 31/32
1	1	0	1	1	01000h~0FFFFh	Upper 15/16
1	1	1	0	0	02000h~0FFFFh	Upper 7/8
1	1	1	0	1	04000h~0FFFFh	Upper 3/4
1	1	1	1	0	00000h~0003Fh	Block0

If WPS=1, the INDIVIDUAL BLOCK LOCK is enabled. The INDIVIDUAL BLOCK LOCK provides an alternative way to protect the memory array from adverse Erase/Program. The INDIVIDUAL BLOCK LOCK bits are volatile bits. The default values after power up or after Reset are 1, so the entire memory array is being protected.

### 8.8.1. INDIVIDUAL BLOCK LOCK (36h)

The INDIVIDUAL BLOCK LOCK command requires a 24-bit address consisting of 2-bit "0" followed by a 10-bit block address (RA<5:0> is don"t care) and 12 dummy bits. After the addresses are registered, the device starts setting the corresponding INDIVIDUAL BLOCK LOCK bit, and is busy for  $t_{LCK}$  time. During this time, the GET FEATURE (0Fh) command can be issued to monitor the status of the operation.





Figure 27 INDIVIDUAL BLOCK LOCK Command (36h) Timing

# 8.8.2. INDIVIDUAL BLOCK UNLOCK (39h)


The INDIVIDUAL BLOCK UNLOCK command requires a 24-bit address consisting of 2-bit "0" followed by a 10-bit block address (RA<5:0> is don"t care) and 12 dummy bits. After the addresses are registered, the device starts clearing the corresponding INDIVIDUAL BLOCK LOCK bit, and is busy for  $t_{LCK}$  time. During this time, the GET FEATURE (0Fh) command can be issued to monitor the status of the operation.



#### Figure 28 INDIVIDUAL BLOCK UNLOCK Command (39h) Timing

#### 8.8.3. READ BLOCK LOCK (3Dh)


The READ BLOCK LOCK command can be used to read out the lock bit of a specific block. The READ BLOCK LOCK command requires a 24-bit address consisting of 2-bit "0" followed by a 10-bit block address (RA<5:0> is don"t care) and 12 dummy bits. The Block Lock bit value will be shifted out on the DO pin at the falling edge of CLK shown in Figure 29. If the least significant bit (LSB) is 1, the corresponding block is locked; if LSB=0, the corresponding block is unlocked, ERASE/PROGRAM operation can be performed.



#### Figure 29 READ BLOCK LOCK Command (3Dh) Timing

### 8.8.4. GLOBAL BLOCK LOCK (7Eh)

All Block Lock bits can be set to 1 by the GLOBAL BLOCK LOCK instruction. After CS# being driven high as shown in Figure 30, the device starts setting all the INDIVIDUAL BLOCK LOCK bits, and is busy for  $t_{LCK}$  time. During this time, the GET FEATURE (0Fh) command can be issued to monitor the status of the operation.



#### 8.8.5. GLOBAL BLOCK UNLOCK (98h)

All Block Lock bits can be cleared to 0 by the GLOBAL BLOCK UNLOCK instruction. After CS# being driven high as shown in Figure 31, the device starts clearing all the INDIVIDUAL BLOCK LOCK bits, and is busy for  $t_{LCK}$  time. During this time, the GET FEATURE (0Fh) command can be issued to monitor the status of the operation.




Figure 31 GLOBAL BLOCK UNLOCK Command (98h) Timing

# 9. Status Register

The device has an 8-bit status register that software can read during the device operation for operation state query. The status register can be read by issuing the GET FEATURES (0FH) command, followed by the feature address C0h (see Feature Operation).

Bit	Bit Name	Description
P_FAIL	Program Fail	This bit indicates that a program failure has occurred (P_FAIL set to 1). It will also be set if the user attempts to program an invalid address or a protected region, including the OTP area. This bit is cleared (P_FAIL = 0) during the PROGRAM EXECUTE command sequence or a RESET command.
E_FAIL	Erase Fail	This bit indicates that an erase failure has occurred (E_FAIL set to 1). It will also be set if the user attempts to erase a locked region. This bit is cleared (E_FAIL = 0) at the start of the BLOCK ERASE command sequence or the RESET command.
WEL	WRITE ENABLE Latch	This bit indicates the current status of the WRITE ENABLE latch (WEL) and must be set (WEL = 1), prior to issuing a PROGRAM EXECUTE or BLOCK ERASE command. It is set by issuing the WRITE ENABLE command. WEL can also be disabled (WEL = 0) by issuing the WRITE DISABLE command.
OIP	Operation In Progress	This bit is set (OIP = 1) when a PROGRAM EXECUTE, PAGE READ, BLOCK ERASE, RESET, GLOBAL BLOCK LOCK / UNLOCK or INDIVIDUAL BLOCK LOCK / UNLOCK command is in progress, indicating the device is busy. During the busy state, do not input any command except 0Fh and FFh. When the bit is 0, the interface is in the ready state.
ECCS2 ECCS1 ECCS0	ECC Status	<ul> <li>ECCS provides ECC Status as follows:</li> <li>000b = No bit errors were detected during the previous read algorithm.</li> <li>001b = Bit errors(=1) were detected and corrected.</li> <li>010b = Bit errors(=2) were detected and corrected.</li> <li>011b = Bit errors(=3) were detected and corrected.</li> <li>100b = Bit errors(=4) were detected and corrected.</li> <li>111b = Internal error was detected and the data not promised correctly.</li> <li>Others = Reserved.</li> <li>Bit errors might not be detected and corrected if their number exceeds the tolerance. Therefore, block data should be refreshed when ECC Status is equal to 100b.</li> <li>ECCS is set to 000b either following a RESET, or at the beginning of the READ. It is then updated after the device completes a valid READ operation.</li> <li>ECCS is invalid if internal ECC is disabled (via a SET FEATURES command to reset ECC_EN).</li> </ul>

 Table 9
 Status Register Bit Description

# 10. OTP Region

The device offers a protected, One-Time Programmable NAND Flash memory area. Eight full pages (2112 bytes per page) are available on the device, and the entire range is guaranteed to be good. Customers can use the OTP area any way they want, like programming serial numbers, or other data, for permanent storage. When delivered from factory, feature bit OTP\_PRT is 0.

To access the OTP feature, the user must issue the SET FEATURES command, followed by feature address B0h. When the OTP is ready for access, pages 00h–07h can be programmed in sequential order. The PROGRAM LOAD (02H) and PROGRAM EXECUTE (10H) commands can be used to program the pages. Also, the PAGE READ (13H) command and READ FROM CACHE (03h/0Bh/3Bh/6Bh/BBh/EBh) commands can be used to read the OTP area. The data bits used in feature address B0h to enable OTP access are shown in the table below.

#### **OTP Access**

To access OTP, perform the following command sequence:

- Issue the SET FEATURES command (1Fh) to set OTP\_EN
- Issue the PAGE PROGRAM (if OTP\_EN=1) or PAGE READ command

It is important to note that after bits 6 and 7 of the OTP register are set by the user, the OTP area becomes read-only and no further programming is supported. For OTP states, see the following table.

#### **OTP Protect**

- Issue the SET FEATURES command (1FH) to set OTP\_EN and OTP\_PRT
- 06H (WRITE ENABLE)
- Issue the PROGRAM EXECUTE (10H) command

OTP_PRT	OTP_EN	State
х	0	Normal Operation
0	1	Access OTP region
1	1	<ol> <li>When the device power on state OTP_PRT is 0, user can set feature bit OTP_PRT and OTP_EN to 1, then issue PROGRAM EXECUTE (10H) to lock OTP, and after that OTP_PRT will permanently remain 1.</li> <li>When the device power on state OTP_PRT is 1, user can only read the OTP region data.</li> </ol>

#### Table 10 OTP States

# 11. Error Management

This NAND Flash device is specified to have the minimum number of valid blocks (NVB) of the total available blocks per die shown in the table below. This means the devices may have blocks that are invalid when shipped from the factory. An invalid block is one that contains at least one page that has more bad bits than can be corrected by the minimum required ECC. Additional bad blocks may develop with use. However, the total number of available blocks will not fall below NVB during the endurance life of the product.

Although NAND Flash memory devices may contain bad blocks, they can be used reliably in systems that provide bad-block management and error-correction algorithms. This ensures data integrity.

Internal circuitry isolates each block from other blocks, so the presence of a bad block does not affect the operation of the rest of the NAND Flash array.

NAND Flash devices are shipped from the factory erased. The factory identifies invalid blocks before shipping by attempting to program the bad-block mark into every location in the first page of each invalid block. It may not be possible to program every location in an invalid block with the bad-block mark. However, the first spare area location in each bad block is guaranteed to contain the bad-block mark. This method is compliant with ONFI factory defect mapping requirements. See the following table for the bad-block mark.

System software should initially check the first spare area location for non-FFh data on the first page of each block prior to performing any program or erase operations on the NAND Flash device. A bad-block table can then be created, enabling system software to map around these areas. Factory testing is performed under worst-case conditions. Because invalid blocks may be marginal, it may not be possible to recover the bad-block marking if the block is erased.

Description	Requirement
Minimum number of valid blocks ( $N_{VB}$ )	1003
Total available blocks per die	1024
First spare area location	Byte 2048
Bad-block mark	Non FFh

#### Table 11 Error Management Details

# 12. ECC Protection

The device offers data corruption protection by offering optional internal ECC. READs and PROGRAMs with internal ECC can be enabled or disabled by setting feature bit ECC\_EN. ECC is enabled after device power up, so the default READ and PROGRAM commands operate with internal ECC in the "active" state.

To enable/disable ECC, perform the following command sequence:

- Issue the SET FEATURES command (1FH).
- Set the feature bit ECC\_EN as you want:
  - 1. To enable ECC, Set ECC\_EN to 1.
  - 2. To disable ECC, Clear ECC\_EN to 0.

During a PROGRAM operation, the device calculates an ECC code on the 2k page in the cache register, before the page is written to the NAND Flash array.

During a READ operation, the page data is read from the array to the cache register, where the ECC code is calculated and compared with the ECC code value read from the array. If error bits are detected, the error is corrected in the cache register. Only corrected data is output on the I/O bus. The ECC status bit indicates whether or not the error correction was successful. The ECC Protection table below shows the ECC protection scheme used throughout a page.

With internal ECC, the user must accommodate the following:

- Spare area definitions provided in the ECC Protection table below.
- ECC can protect according main and spare areas. WRITEs to the ECC area are ignored.

#### Power on Read with internal ECC:

The device will automatically read first page of first block to cache after power on, then host can directly read data from cache for easy boot. Also the data is promised correctly by internal ECC.

				-	
Min Byte Address	Max Byte Address	ECC Protected	Number Of Bytes	Area	Description
000H	1FFH	Yes	512	Main 0	User data 0
200H	3FFH	Yes	512	Main 1	User data 1
400H	5FFH	Yes	512	Main 2	User data 2
600H	7FFH	Yes	512	Main 3	User data 3
800H	807H	Yes	8	Spare 0	User meta data 0 <sup>(1)</sup>
808H	80FH	Yes	8	Spare 0	ECC for main/spare 0
810H	817H	Yes	8	Spare 1	User meta data 1
818H	81FH	Yes	8	Spare 1	ECC for main/spare 1
820H	827H	Yes	8	Spare 2	User meta data 2
828H	82FH	Yes	8	Spare 2	ECC for main/spare 2
830H	837H	Yes	8	Spare 3	User meta data 3
838H	83FH	Yes	8	Spare 3	ECC for main/spare 3

Table 12 ECC Protection and Spare Area

**Note:** 1. 800H is reserved for initial bad block mark, and please check the initial bad block mark with internal ECC off.

# **13. Electrical Characteristics**


# 13.1. Absolute Maximum Ratings


#### Table 13 Absolute Maximum Ratings


Operating Temperature	-40°C to +85°C
Storage Temperature	-65°C to +150°C
Voltage on I/O Pin with Respect to Ground	-0.5V to 4.0V
VCC	-0.5V to 4.0V

#### Notes:

- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Minimum input DC voltage on I/O pins are -0.5V. All I/O pins may have negative overshoot to VSS 2.0V (range from VSS to VSS 2.0V) during input voltage transitions from HIGH to LOW, for period up to 20ns (range from 0ns to 20ns), guaranteed by design and process. See the Figure 32 Maximum Negative.
- 3. Maximum input DC voltage on I/O pins are 4.0V. All I/O pins may have positive overshoot to VCC + 2.0V (range from VCC to VCC + 2.0V) during input voltage transitions from LOW to HIGH, for period up to 20ns (range from 0ns to 20ns), guaranteed by design and process. See the Figure 33.







# 13.2. Pin Capacitance


#### Table 14 Pin Capacitance

Applicable over recommended operating range from:  $T_A = +25^{\circ}C$ .

Symbol	Test Condition	Max	Units	Conditions
$G_N^{(1)}$	Input Capacitance	11	pF	$V_{IN} = 0V$
C <sub>OUT</sub> <sup>(1)</sup>	Output Capacitance	14	pF	$V_{OUT} = 0V$

Note: 1. characterized and is not 100% tested.

# 13.3. Power-up and Power-Down Timing



#### Figure 34 Power-On Timing

 Table 15
 Power-On Timing and Write Inhibit Threshold

	CVMDO	SPE	C	
PARAMETER	SYMBOL	MIN	MAX	UNIT
VCC (min) to CS# Low	t <sub>VSL</sub>	1		ms
Time Delay Before Write Instruction	t <sub>PUW</sub>	15		ms
Write Inhibit Voltage	VWI		2.5	V

# **13.4.** DC Electrical Characteristics

#### Table 16 DC Characteristics

Applicable over recommended operating range from:  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , VCC= 2.7V to 3.6V, (unless otherwise noted).

		CONDITIONS		SPEC		
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
VCC	Supply Voltage		2.7		3.6	V
I <sub>LI</sub>	Input Leakage Current				±2	μA
I <sub>LO</sub>	Output Leakage Current				±2	μA
I <sub>CC1</sub>	Standby Current	VCC=3.6V, CS# = VCC, $V_{IN}$ = VSS or VCC		30	200	μA
I <sub>CC2</sub>	Operating Current	CLK=0.1VCC/0.9VCC Fc=108MHz			40	mA
VIL <sup>(1)</sup>	Input Low Voltage		-0.5		0.2VCC	V
MH <sup>(1)</sup>	Input High Voltage		0.7VCC		VCC+0.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1.6mA			0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100µА	VCC-0.2			V

#### Notes:


1.  $V_{ILmin}$  and  $V_{IHmax}$  are reference only and are not tested.

# **13.5.** AC Measurement Conditions

SYMBOL	DADAMETED	<u> </u>	SPEC		
	PARAMETER	MIN	MAX	UNIT	
CL	Load Capacitance		30	pF	
T <sub>R</sub> , T <sub>F</sub>	Input Rise and Fall Times		5	ns	
V <sub>IN</sub>	Input Pulse Voltages	0.2 VCC to	0.2 VCC to 0.8 VCC		
IN	Input Timing Reference Voltages	0.3 VCC to	0.3 VCC to 0.7 VCC		
OUT	Output Timing Reference Voltages	0.5VCC			

#### Table 17 AC Measurement Conditions

#### Figure 35 AC Measurement I/O Waveform



# **13.6.** AC Electrical Characteristics

#### Table 18 AC Characteristics

Applicable over recommended operating range from:  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , VCC= 2.7V to 3.6V, (unless otherwise noted).

			SPEC		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
Fc	Serial Clock Frequency for: all command			108	MHz
t <sub>CH1</sub> <sup>(1)</sup>	Serial Clock High Time	4.5			ns
$t_{CL1}^{(1)}$	Serial Clock Low Time	4.5			ns
t <sub>CLCH</sub> <sup>(2)</sup>	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
t <sub>CHCL</sub> <sup>(2)</sup>	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
t <sub>SLCH</sub>	CS# Active Setup Time	5			ns
t <sub>CHSH</sub>	CS# Active Hold Time	5			ns
t <sub>SHCH</sub>	CS# Not Active Setup Time	5			ns
t <sub>CHSL</sub>	CS# Not Active Hold Time	5			ns
t <sub>SHSL</sub> /t <sub>CS</sub>	CS# High Time	20			ns
t <sub>SHQZ</sub> (2)	Output Disable Time			10	ns
t <sub>CLQX</sub>	Output Hold Time	0			ns
t <sub>DVCH</sub>	Data In Setup Time	2			ns
t <sub>CHDX</sub>	Data In Hold Time	3			ns
t <sub>HLCH</sub>	HOLD# Low Setup Time (relative to CLK)	5			ns
t <sub>HHCH</sub>	HOLD# High Setup Time (relative to CLK)	5			ns
t <sub>CHHH</sub>	HOLD# Low Hold Time ( relative to CLK )	5			ns
t <sub>CHHL</sub>	HOLD# High Hold Time ( relative to CLK )	5			ns
t <sub>HLQZ</sub> <sup>(2)</sup>	HOLD# Low to High-Z Output			15	ns
t <sub>CLQV</sub>	Output Valid from CLK			8	ns
t <sub>WHSL</sub>	WP# Setup Time before CS# Low	20			ns

SYMBOL	DADAMETED			SPEC		
	PARAMETER			TYP	MAX	UNIT
t <sub>SHWL</sub>	WP# Hold Time after CS# High		100			ns
4	LCK BLOCK LOCK/UNLOCK time	Individual			5	
t <sub>LCK</sub>		Global			32	μs
t <sub>IO_skew</sub>	First IO to last IO data valid time				600	ps


#### Notes:

1.  $T_{CH1}+T_{CL1} \ge 1 / F_C$ ; 2. characterized and not 100% tested.


#### Table 19 Performance Timing

SYMBOL	DADAMETED		SPEC		
	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>RST</sub>	CS# High to Next Command After Reset(FFh)			500	μs
t <sub>RD</sub>	Page Read From Array		180	450	μs
t <sub>PROG</sub>	Page Program		400	800	μs
t <sub>ERS</sub>	Block Erase		3	10	ms

#### Figure 36 Serial Output Timing



#### Figure 37 Serial Input Timing







Figure 39 WP Timing



38


# 14. Ordering Information


	TX 25G 01 -XXX -C -H
Company Prefix	
TX = Manufacture Code	
Product Family	
25G = 2.7~3.6V SPI NAND Flash	
Product Density	
01 = 1G-bit	
Package Type	
DND = TDFN8 (8x6mm)	
Product Carrier	
A = Tray	
HSF ID Code	

G = RoHS Compliant, Halogen-free, Antimony-free

# **15. Part Marking Scheme**

# TDFN8 (8x6mm)





# 16. Packaging Information

# **17. Revision History**

Version	Publication date	Pages	Paragraph or Illustration	Revise Description
1.0	Sep.2021	42		1. Initial Document Release